IAP15 Rec'd PCT/PTO 3 1 MAY 2006

PTO/SB/21 (09-04)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control num

	Application Number	10/577,5	20		
TRANSMITTAL	Filing Date	27 April	2006		
FORM	First Named Inventor	Qingjian	Song		
	Art Unit	 			
the her wood for all company of the initial filling	Examiner Name	1			
(to be used for all correspondence after initial filing	Attorney Docket Number	42P227	70		
Total Number of Pages in This Submission 2	7				
	ENCLOSURES (Check all	that apply)		
Fee Transmittal Form	Drawing(s)			Illowance Communication to TC	
Fee Attached	Licensing-related Papers		of App	I Communication to Board eals and Interferences	
Amendment/Reply	Petition Petition to Convert to a			l Communication to TC I Notice, Brief, Reply Brief)	
After Final	Provisional Application Power of Attorney, Revocation		Proprie	etary Information	
Affidavits/declaration(s)	Change of Correspondence		Status		
Extension of Time Request	Terminal Disclaimer			Enclosure(s) (please Identify : Return Receipt Postcard	
Express Abandonment Request	Request for Refund			·	
Information Disclosure Statement	CD, Number of CD(s)				
	Landscape Table on CI				
Certified Copy of Priority	Remarks Express Mail No.		1 269 US		
Document(s)					
Reply to Missing Parts/ Incomplete Application					
Reply to Missing Parts under 37 CFR 1.52 or 1.53					
SIGNATU	RE OF APPLICANT, ATTO	RNEY. C	OR AGENT		
Firm Name BLAKELY, SOKOLOFF, TA	YLOR AND ZAFMAN				
Signature 12400 Wilshire Boulevard, S	eventh Floor, Los Angeles, CA 900	25-1030			
Printed name Lester J. Vincent					
Date 31 May 2006		Reg. No.	31,460		
CERTIFICATE OF MAILING					
I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Mail Stop PCT, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below:					
Signature , min to	nage				
Typed or printed name Dessica Savage	e		Date	31 May 2006	

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

中华人民共和国国家知识产权局 STATE INTELLECTUAL PROPERTY OFFICE OF THE PEOPLE'S REPUBLIC OF CHINA



证明

CERTIFICATE

本证明之附件是向中国专利局作为受理局提交的下列国际申请副本
TMS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY OF THE BELOW
IDENTIFIED INTERNATIONAL APPLICATION THAT WAS FILED WITH THE
CHINESE PATENT OFFICE AS RECEIVING OFFICE

国际申请号:

PCT/CN2005/002416

INTERNATIONAL APPLICATION NUMBER

国际申请日:

30.12月 2005(30.12.2005)

INTERNATILNAL FILING DATE

发明名称:

VIRTUAL EVENT INTERFACE TO SUPPORT PLATFORM-WIDE

TITLE OF INVENTION

PERFORMANCE

中华人民共和国国家知识产权局局长 OMMISSIONER OF THE STATE INTELLECTUAL PROPERTY

OFFECE OF THE PEOPLE'S REPUBLIC OF CHINA

二零零六年四月十日

APRIL 10, 2006

PCT

REQUEST

The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty.

PCT/CN 2005 / 0 0 2 4 1 6 International Application No.
30-12月2005 (30·12·2005) Miternational Filing Date
中华人民共和国国家知识产权后 PCT International Application Name of receiving Office and "PCT International Application"

Applicant's or agent's file reference (if desired) (12 characters maximum) FPEL05150076

	(if desired) (12 characters maximum) FPELUS 1500/6			
BOX NO. I TITLE OF INVENTION VIRTUAL EVENT INTERFACE TO SUPPORT PLATFORM-WIDE PERFORMANCE OPTIMIZATION				
Box No. II APPLICANT This	person is also inventor			
Name and address: (Family name followed by given name; for a leg The address must include postal code and name of country. The count Box is the applicant's State (that is, country) of residence if no State of r	ry of the address indicated in this			
INTEL CORPORATION 2200 Mission College Blvd.	Facsimile No.			
Santa Clara, California 95052	Teleprinter No.			
United States of America				
	Applicant's registration No. with the Office			
State (that is, country) of nationality: US	State (that is, country) of residence: US			
This person is applicant for the purposes of: all designated all designated the United States.	ignated States except the United States the States indicated in the States of America only the Supplemental Box			
Box No. III FURTHER APPLICANT(S) AND/OR (F	URTHER) INVENTOR(S)			
Name and address: (Family name followed by given name; for a let The address must include postal code and name of country. The count Box is the applicant's State (that is, country) of residence if no State of SONG, Qingjian Room 302, #39, Lane 1980, Luoxiou Road Shanghai 200237 P. R. of China	try of the address indicated in this			
State (that is, country) of nationality: CN	State (that is, country) of residence: CN			
This person is applicant all designated all de for the purposes of:	signated States except the United States the States indicated in the Supplemental Box			
Further applicants and/or (further) inventors are indicated and a second and a second are indicated as a second and a second are indicated as a seco	ated on a continuation sheet.			
Box No. IV AGENT OR COMMON REPRESENTA	TIVE; OR ADDRESS FOR CORRESPONDENCE			
The person identified below is hereby/has been appointed to f the applicant(s) before the competent International Auth	o act on behalf orities as: agent common representative			
Name and address: (Family name followed by given name; for a legal entity, full official designation. The address must include postal code and name of country.) The address must include postal code and name of country.) (852)28284688				
China Patent Agent (H.K.) Ltd. 22/F, Great Eagle Centre	Facsimile No. (852)28271018			
23 Harbour Road, Wanchai	Teleprinter No.			
Hong Kong Special Administrative Region				
The People's Republic of China	Agent's registration No. with the Office			
Address for correspondence: Mark this check-box where no agent or common representative is/has been appointed and the space above is used instead to indicate a special address to which correspondence should be sent.				

Form PCT/RO/101 (first sheet) (January 2004)

See Notes to the request form

	~
Sheet No.	

Continuation of Box No. III FURTHER APPLICANT(S) AND/OR (FURTHER) INVENTOR(S)				
Name and address: (Family name followed by given name; for a legal entity, full official designation. The address must include postal code and name of country. The country of the address indicated in this Box is the applicant's State (that is, country) of residence if no State of residence is indicated below.) LIU, Wenfeng Room 4-1904, Hongqiao Rd, 1017 Shanghai 200052 P. R. of China State (that is, country) of nationality: CN State (that is, country) State (that is, country) CN This person is applicant all designated states except the further purposes of:		This person is: applicant only applicant and inventor inventor only (If this check-box is marked, do not fill in below.) Applicant's registration No. with the Office		
Name and address: (Family name followed by given name; for a legal entit The address must include postal code and name of country. The country of the Box is the applicant's State (that is, country) of residence if no State of residence TANG, Alvin X. Room 1201 of Building 39, 155 Lane of Lianhua South Road Shanghai 200237 P. R. of China	e address indicated in this	This person is: applicant only applicant and inventor inventor only (If this check-box is marked, do not fill in below.) Applicant's registration No. with the Office		
State (that is, country) of nationality: CN	State (that is, country, CN) of residence:		
This person is applicant for the purposes of: all designated the United States all designated the United States	States except ates of America	the United States of America only the States indicated in the Supplemental Box		
Name and address: (Family name followed by given name; for a legal enti The address must include postal code and name of country. The country of th Box is the applicant's State (that is, country) of residence if no State of residence	e address indicated in this	This person is: applicant only applicant and inventor inventor only (If this check-box is marked, do not fill in below.) Applicant's registration No. with the Office		
State (that is, country) of nationality:	State (that is, country	l) of residence:		
This person is applicant all designated for the purposes of:	1 States except ates of America	the United States the States indicated in the Supplemental Box		
Name and address: (Family name followed by given name; for a legal enti The address must include postal code and name of country. The country of the Box is the applicant's State (that is, country) of residence if no State of residen	ie address indicated in this	This person is: applicant only applicant and inventor inventor only (If this check-box is marked, do not fill in below.) Applicant's registration No. with the Office		
State (that is. country) of nationality:	State (that is, country)) of residence:		
This person is applicant all designated all designated States except the United States indicated in for the purposes of: all designated States of America of America only the Supplemental Box				
Further applicants and/or (further) inventors are indicated of	on another continuation	sheet.		

		neet No			
Box No. V DESIGNAT	IONS				
The filing of this request constitutes under Rule 4.9(a), the designation of all Contracting States bound by the PCT on the international filing date, for the grant of every kind of protection available and, where applicable, for the grant of both regional and national patents.					
However,					
DE Germany is not de	signated for any kind of natio	onal protection			
KR Republic of Korea	is not designated for any ki	nd of national protection			
RU Russian Federation	n is not designated for any ki	ind of national protection			
the national law, of an earlie	be used to exclude (irrevocab r national application from w s in these and certain other St	hich priority is claimed. S	ned in order to avoid the c ee the Notes to Box No. V	ceasing of the effect, under \'as to the consequences of	
Box No. VI PRIORITY	CLAIM				
The priority of the following	earlier application(s) is hereb	y claimed:			
Filing date	Number	7	Where earlier application	is:	
of earlier application (day/month/year)	of earlier application	national application: country or Member of WTO	regional application:* regional Office	international application: receiving Office	
item (1)					
item (2)					
item (3)					
		l	<u> </u>		
Further priority claims	are indicated in the Suppleme	ental Box.			
	ested to prepare and transmit t iled with the Office which for t				
all items it	em (1) item (2	item (3	other, s	ee Supplemental Box	
	on is an ARIPO application, i. fember of the World Trade O				
Box No. VII INTERNAT	TIONAL SEARCHING AU	THORITY			
international search, indicate	arching Authority (ISA) (if a the Authority chosen; the two		Searching Authorities are	competent to carry out the	
ISA / .CN			· · · · · · · · · · · · · · · · · · ·		
Request to use results of ea International Searching Auth	arlier search; reference to to	hat search (if an earlier s	earch has been carried or	ut by or requested from the	
Date (day/month/year)	Numl	ber Cour	ntry (or regional Office)		
Box No. VIII DECLARA	TIONS				
The following declarations are contained in Boxes Nos. VIII (i) to (v) (mark the applicable check-hoxes below and indicate in the right column the number of each type of declaration): Number of declarations					
Box No. VIII (i) Declaration as to the identity of the inventor :					
Box No. VIII (ii)	Box No. VIII (ii) Declaration as to the applicant's entitlement, as at the international filing date, to apply for and be granted a patent :				
Box No. VIII (iii) Declaration as to the applicant's entitlement, as at the international filing date, to claim the priority of the earlier application :					
Box No. VIII (iv) Declaration of inventorship (only for the purposes of the designation of the United States of America):					
Box No. VIII (v)	Declaration as to non-prej		eptions to lack of novelty	· :	

Sheet No.		4	ļ	
Sheet No.				

Box No. IX CHECK LIST; LANGUAGE OF FILING					
This international application contains: (a) in paper form, the following number of sheets:		Number of items			
request (including	1. fee calculation sheet :	1			
· ·	2. 🗶 original separate power of attorney :	1			
description (excluding sequence listing and/or	3. original general power of attorney :				
tables related thereto) : 11	4. Copy of general power of attorney; reference number,				
claims : 4	if any:				
abstract : 1	5. Statement explaining lack of signature :				
drawings : 4 Sub-total number of sheets : 24	6. priority document(s) identified in Box No. VI as item(s):				
Sub-total number of sheets: 24 sequence listing:	7. Translation of international application into (language):				
tables related thereto : (for hoth, actual number of	8. Separate indications concerning deposited microorganism				
sheets if filed in paper form, whether or not also filed in	or other biological material : 9. sequence listing in computer readable form				
computer readable form; see (c) below)	(indicate type and number of carriers) (i) copy submitted for the purposes of international search under				
Total number of sheets : 24	Rule 13ter only (and not as part of the international application):	1			
(b) only in computer readable form (Section 801(a)(i))	additional copies including, where applicable, the copy for the purposes of international search under Rule 13ter				
(i) sequence listing (ii) tables related thereto	(iii) together with relevant statement as to the identity of the copy or copies with the sequence listing mentioned in left column:				
(c) also in computer readable form (Section 801(a)(ii))	10. tables in computer readable form related to sequence listing (indicate type and number of carriers)				
(i) sequence listing (ii) tables related thereto	 (i) copy submitted for the purposes of international search under Section 802(b-quater) only (and not as part of the international application) 				
Type and number of carriers (diskette, CD-ROM, CD-R or other) on which are contained the	(ii) (only where check-box (b)(ii) or (c)(ii) is marked in left column) additional copies including, where applicable, the copy for the purposes of international search under Section 802(b-quater)				
sequence listing:	(iii) together with relevant statement as to the identity of the copy or				
tables related thereto: copies with the tables mentioned in left column :					
(additional copies to be indicated under items 9(ii) and/or 10(ii), in right column)	11. other (specify):				
Figure of the drawings which should accompany the abstract:	Language of filing of the international application:				
Box No. X SIGNATURE OF APPLICAN Next to each signature, indicate the name of the person sig	Γ, ACENT OR COMMON REPRESENTATIVE ning and the capacity in which the person signs (if such capacity is not ohvious from reading the	request).			
For Potent 为 (A) Affairs Only 型 中语 小儿 文 和 中语 小儿					
	For receiving Office use only				
Date of actual receipt of the purported 3 (international application:) · 12月 2005 (3 0 · 1 2 · 2 · 2 · 2 · Drawing	gs:			
	receiv	ed:			
3. Corrected date of actual receipt due to later but timely received papers or drawings completing the purported international application:					
4. Date of timely receipt of the required corrections under PCT Article I 1(2):					
5. International Searching Authority (if two or more are competent): ISA / 6. Transmittal of search copy delayed until search fee is paid					
For International Bureau use only					
Date of receipt of the record copy by the International Bureau:					
	-				

This sheet is not part of and does not count as a sheet of the international application.

PCT

FEE CALCULATION SHEET Annex to the Request

PCT/CN 2005 / 0 0 2 4 1 6
International Application No.

Applicant's or agent's file reference FPEL05150076	30·12月 2005 (30·12 Date stamp of the receiving Office	2 - 2 0 0 5
Applicant INTEL CORPORATION etc.		
CALCULATION OF PRESCRIBED FEES		111/6500
1. TRANSMITTAL FEE	CNY500 T	CNY I SOO
2. SEARCH FEE	to carry out the	CNYIZE
the international search.)	nosen to curry out	
3. INTERNATIONAL FILING FEE		
Where items (b) and/or (c) of Box No. IX apply, enter Sub-total nu Where items (b) and (c) of Box No. IX do not apply, enter Total nu	> - '	_
il first 30 sheets	CHF1400 [i]	CHF 1400
number of sheets in excess of 30 fee per sheet	i2	
i3 additional component (only if sequence listing and/or tables r thereto are filed in computer readable form under Section 801 or both in that form and on paper, under Section 801(a)(ii)):	elated l(a)(i),	
400 x =	i3	
fee per sheet Add amounts entered at i1, i2 and i3 and enter total at I	CHF1 400 T	CHF 1400
(Applicants from certain States are entitled to a reduction of 7: international filing fee. Where the applicant is (or all applican entitled, the total to be entered at I is 25% of the international fili	ts are) so	
4. FEE FOR PRIORITY DOCUMENT (if applicable)	P	CNY roov
5. TOTAL FEES PAYABLE	CNY2000CHF1400	CHFILOD
Add amounts entered at T, S, I and P, and enter total in the TOTAL	box	
MODE OF PAYMENT		
authorization to charge postal money order	z cash coupons	
cheque bank draft	revenue stamps other (specifi	v):
AUTHORIZATION TO CHARGE (OR CREDIT) DEPOSIT ACC (This mode of payment may not be available at all receiving Offices)	Receiving Office: RO/	
Authorization to charge the total fees indicated above. (This check-box may be marked only if the conditions for deposit according of the receiving Office so permit) Authorization to charge any deficient credit any overpayment in the total fees indicated above.		For Patent Affairs Only
Authorization to charge the fee for priority document.	Signature:	李州本 多
Form PCT/PO/101 (Annex) (January 2004)	See Mon	to the see conduction sheet



VIRTUAL EVENT INTERFACE TO SUPPORT PLATFORM-WIDE PERFORMANCE OPTIMIZATION

BACKGROUND

Field of the Invention

[0001] Embodiments relate to software techniques for optimizing the performance of a computing platform.

Background

[0002] A performance analyzer is a tool for performing profiling operations, which is a process of generating a statistical analysis to measure resource usage during the execution of a program. The result of profiling enables the user to optimize the performance of the portion of the program where CPU cycles are consumed the most. The program may be a user application or a system program such as an operation system (OS) program. One example of a performance analyzer, the Intel Vtune®, is a product of Intel Corporation located in Santa Clara, California.

[0003] One important procedure of profiling is to identify those functions and subroutines that consume significant numbers of CPU cycles. A performance analyzer typically reveals the "hot" code paths - the sets of functions and subroutines most actively invoked. In a large application, the time spent by a compiler to search for optimization opportunities may grows exponentially with the number of modules it is asked to consider. Thus, optimization efficiency improves if the user can identify the most critical modules and functions in their application. Optimization techniques may be applied to these identified modules and functions to achieve better data prefetching, parallelization, and reordering of instructions. The optimization may reduce the numbers of stalled cycles and increase the program execution speed.

[0004] Conventional performance analyzer is processor event-driven. That is, the analyzer collects information only when a processor event occurs. A processor event refers to an event generated by the central processing unit (CPU) that causes an interruption of instruction execution of the processor. Processor events (or equivalently, CPU events) include a cache miss, branch misprediction, and any event that causes a stalled cycle in the execution pipeline. However, a user is currently unable to consider events generated by platform components that share the same platform with the CPU. These platform component events may be correlated with instruction execution and may provide useful information for performance optimization.

BRIEF DESCRIPTION OF THE DRAWINGS

[0005] Embodiments are illustrated by way of example and not by way of limitation in the figures of the accompanying drawings in which like references indicate similar elements. It should be noted that references to "an" or "one" embodiment in this disclosure are not necessarily to the same embodiment, and such references mean at least one.

[0006] FIG. 1 is a block diagram of an embodiment of a computing platform on which a performance analyzer is executed concurrently with the execution of an application.

[0007] FIG. 2 is a block diagram of an embodiment of the performance analyzer of FIG. 1.

[0008] FIG. 3 is a diagram showing an embodiment of a registration process of the performance analyzer.

[0009] FIG. 4 is a flowchart showing an embodiment of an operation of the performance analyzer.

DETAILED DESCRIPTION

[0010] FIG. 1 illustrates an embodiment of a computing platform 10 including a central processing unit (CPU) 11 having a cache 116 therein and a plurality of platform components. The platform components may include a graphics processing unit 12 (GPU), a main memory 13, an interconnect path (e.g., a system bus 14 or a point-to-point connection), a network interface 15, a network (e.g., an Ethernet 16) coupled to a number of networked components 162, and a display 17 coupled to GPU 12. Computing platform 10 may include other platform components for processing, control, transmission, storage, or any other purposes.

[0011] Main memory 13 may include a system area for storing system level instructions and data (e.g., operating system (OS) and system configuration data) which are not normally accessible by a user. Main memory 13 may also include a user area for storing user programs and applications (e.g., application 131). Although shown as one memory component, main memory 13 may comprise a plurality of memory devices including read-only memory (ROM), random access memory (RAM), flash memory, and any machine-readable medium.

[0012] In one embodiment, a performance analyzer 135 is stored in the system area of main memory 13. Performance analyzer 135 allows a user of platform 10 to monitor instruction execution by CPU 11 when a predetermined event occurs. An event may be a processor event generated by CPU 11. For example, a processor event may be a cache miss when an instruction or data to be used by CPU 11 is not found in cache 116. A processor event may be a branch misprediction when a conditional statement predicted to be true does not actually become true. An event may alternatively be a virtual event generated by any one of the platform components. For example, a virtual event may be a V_sync generated by

GPU 12 at the end of displaying a frame, or a bus throughput generated by Ethernet 16 each time a pre-determined number of packets are delivered. A virtual event may be an event triggered by a signal generated by a platform component (e.g., V_sync) or an event defined by a user (e.g., number of packets delivered). Performance analyzer 135 provides a user interface for a user to select one or more of the processor events, and to define and select one or more of the virtual events to be monitored, recorded, analyzed, and reported.

[0013] When an event occurs, the event triggers an interrupt in CPU 11. The instruction currently executed by CPU 11 is temporarily suspended. The suspended instruction is referred to as the "interrupted instruction." The CPU 11 may consult an interrupt vector table 138 to locate an interrupt service routine (ISR) for handling the interrupt. Interrupt vector table 138 may reside in the system area of main memory 13. The base address of interrupt vector table 138 may be stored in an internal register of CPU 11 to be readily accessible by the CPU at all times. Interrupt vector table 138 stores a plurality of interrupt vectors, each of which serves as an identifier to an ISR. The ISR saves the status of the interrupted CPU 11 and performs pre-defined operations to service the interrupt. Each ISR may service one or more processor events or virtual events. For example, virtual events generated by the same platform components may have the same interrupt vector and be serviced by the same ISR.

[0014] Referring to FIG. 2, an embodiment of performance analyzer 135 includes a data collector 21 for collecting information when an interrupt occurs, an analyzer 22 for producing statistical analysis based on the collected information, and a report generator 23 for generating a report of the analysis. Data collector 21 may include a plurality of sampling buffers 26. One of the sampling buffers may be assigned to store the information of

all of the processor events to be analyzed. Each of the other sampling buffers 26 may be assigned to each of the platform components generating the virtual events selected by the user. Sampling buffers 26 may store the interrupted instructions when the selected virtual events or process events occur. Sampling buffers 26 may also store other information relating to the selected events, e.g., information of the instruction module containing the interrupted instruction. Analyzer 22 and report generator 23 have access to the collected information in sampling buffers 26 to perform analysis and report generation.

[0015] In one embodiment, performance analyzer 135 includes a Virtual Event Provider Manager (VEPM) 24 and a plurality of Virtual Event Provider Drivers (VEPDs) 25, both implemented as software stored in the system area of main memory 13. Each of the platform components may be associated with one VEPD 25. VEPD 25 supplies a definition for every virtual event supported by the associated platform component. A definition of a virtual event may include an event name, a description, and an interrupt vector that will be generated by the VEPD 25 when the virtual event occurs. For example, a graphics display device driver (i.e., the VEPD 25 of GPU 12) may store a definition (event_name: V_Sync, description: vertical sync signals occurring during a frame display, interrupt vector: PCI_Interrupt#11) for V_sync events. Additionally, each VEPD 25 may also supply a local index, a.k.a., an event_id, for each of its supported virtual events. The local index may be an integer number that uniquely identifies a virtual event within a VEPD 25.

[0016] FIG. 3 shows an embodiment of a registration process 30 of performance analyzer 135 for registering the supported virtual events. At 310, VEPM 24 queries each VEPD 25 about the virtual events supported by its associated platform component 35. The query may be in the form of

VEPD::QuerySupported Events (event_id, event_name, interrupt vector). At this point the parameters in the parenthesis are dummy variables, the value of which will be returned by VEPD 25. At 320, VEPD 25 returns a supported virtual event list in the form of a list of (event_id, event_name, interrupt vector). The event_id returned by VEPD 25 may be the local index of the virtual event supported by the VEPD. VEPM 24 may assign a platform-wide event_id to each of the supported virtual event. The mapping of a VEPD local index to a platform-wide event_id may be stored in an event map table 28 (shown in FIG. 2) accessible by VEPM 24. Event map table 28 is shown to reside within performance analyzer 135, but may alternatively reside within any portion of the system area of main memory 13.

[0017] VEPM 24 also interfaces with a user who may select the virtual events to be analyzed. At 330, VEPM 24 populates all of the supported virtual events on a user interface. These virtual events may include user-defined events as well as hardware events generated by platform components 35. These virtual events may be presented alongside with processor events for user selection. At 340, the user selects one or more virtual events to be analyzed by performance analyzer 135. One or more of these virtual events may be pre-defined by the user. At the same time, the user may also select one or more processor events to be analyzed by performance analyzer 135.

[0018] The user may also specify configurable items of the virtual events through the user interface. For example, sampling parameters may be specified by the user. As sampling buffers 26 may not have enough space to store information of every occurrence of a selected virtual event, only a fractional portion of the occurrences are sampled and stored. The user may specify a sampling period during which performance analyzer 135

will run and a sampling rate to define how often an occurrence of a virtual event will be stored. At 350, VEPM 24 configures each VEPD 25 with these user-specified configuration values. For example, the user may specify an "after_value" which defines the rate of sampling. An "after_value" of 10 means one virtual event is sampled out of every ten occurrences of the same virtual event. Thus, an "after_value" of 10 corresponds to a sampling rate of 0.1. After the user specifies the after_value for a virtual event, VEPM 24 configures the VEPD 25 associated with the platform component 35 generating the virtual event with the command VEPD::setEventAfter value(event_id, after_value). In one embodiment, the event_id in the command may be the local index of the virtual event supported by the VEPD 25 that receives the command. After receiving the command, at 360, VEPD 25 configures the associated platform component 35 with the specified configuration value. Thus, VEPM 24 and VEPDs 25 provide a forwarding mechanism to forward configuration values to platform components 35, thus allowing a user to configure these platform components.

[0019] At 370, VEPM 24 stores the interrupt vectors of the selected virtual events into interrupt vector table 138 (FIG. 1). At 380, VEPM 24 allocates a separate virtual event sampling buffer 26 (FIG. 2) to each of the VEPDs 25 that generates the selected virtual events. As multiple virtual events may occur at the same time (e.g., a CPU cache miss event may occur at the same time as a GPU V_sync event), the separate sampling buffers allow information of different virtual events to be separately stored and analyzed. Each of the buffers 26 are set up such that each sampling record is time-stamped when stored. Thus, final data in different buffers can be easily correlated by the time-stamps to provide the user an insight to the performance of the platform. Registration process 30 is completed after the allocation of the sampling buffers 26.

[0020] FIG. 4 shows a flowchart 40 of an embodiment of the operation of performance analyzer 135. CPU 11 of FIG. 1 executes instructions of an application program, e.g., application 131 of FIG. 1 (block 410). During the instruction execution, an event occurs (block 420). If the event is a processor event (block 430), a processor event interrupt is generated and the CPU execution is suspended (block 440). If the event is a virtual event which is not selected by the user (block 431), the instruction execution continues without interruption (block 410). Otherwise, if the event is a virtual event which is selected by the user (block 431), the platform component generating the virtual event determines if the virtual event is a sampled event (block 432). The virtual event is a sampled event if the after_value for that virtual event has been reached. If the selected virtual event is not a sampled event, an internal counter maintained by the platform component is incremented (block 433) and the instruction execution continues without interruption (block 410). Otherwise, if the virtual event is a sampled event, the platform component generates a virtual event interrupt and the CPU execution is suspended (block 440). The internal counter keeping track of the after_value may be reset at this point.

[0021] At block 440, the virtual event interrupt signals CPU 11 with an interrupt vector, which can be located in interrupt vector table 138 of FIG. 1. The interrupt vector is read and its associated ISR is identified. The identified ISR is triggered to handle the interrupt operation (block 450). The operations of blocks 440 and 450 are performed for all of the processor events and the selected and sampled virtual events. However, performance analyzer 135 analyzes only the selected and sampled event, whether processor events or virtual events. At this point, a process event may not be a selected and sampled event. If the event that causes the interrupt is a selected and sampled event (block 460), data collector 21 of FIG. 2 stores the interrupted instruction and other information relating to the selected and

sampled event into an assigned sampling buffer 26 (block 470). When the instruction execution reaches a pre-determined point, e.g., a pre-determined time limit, a pre-determined instruction line, or the end of application 131 of FIG. 1, analyzer 22 produces statistical analysis of the stored data and report generator 23 generates a report (block 480). The statistical analysis performed by analyzer 22 may include, but is not limited to, calculating a frequency of the selected virtual event occurring when an instruction module is executed. For example, analyzer 22 may calculate that, out of 100 sampled occurrences of a virtual event, 10 sampled occurrences or 0.1 percent take place when a subroutine is executed. The report generated by report generator 23 allows a user to identify the instructions being interrupted at a time the selected virtual events occur.

In one embodiment, the analysis reported to a user may include the percentage of occurrences of a particular event in the subroutines of application 131. For example, if V_sync is the selected virtual event and application 131 includes subroutines sub_a, sub_b, and sub_c, the report may show that the percentage of the V_sync occurrences in sub_a, sub_b, and sub_c are 97%, 2%, and 1%, respectively. Thus, the user may recognize that sub_a is a hotspot with respect to V_sync. The user may find out more detailed information to correlate the instructions of sub_a with V_sync by selecting sub_a (e.g., a sub_a icon) on the user interface. If sub_a further includes subroutines sub_a1, sub_a2, and sub_a3, the report may show that the percentage of the V_sync occurrences in sub_a1, sub_a2, and sub_a3 are 5%, 90%, and 5%, respectively. The user may continue this process to go down the subroutine hierarchies until the bottom of the hierarchy is reached.

[0023] With the wealth of information revealed by performance analyzer 135, the user is better equipped with knowledge to fine-tune the

performance of the program. The user may be able to recognize a correlation between the program instructions and the occurrences of events generated by any platform components. The user may recognize hotspots in the program and realize why cycles are being spent there. The exact cause of inefficiency may also be identified.

[0024] In the foregoing specification, specific embodiments have been described. It will, however, be evident that various modifications and changes can be made thereto without departing from the broader spirit and scope of the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

CLAIMS

What is claimed is:

1. A method for an event analyzer comprising:

providing a plurality of virtual events supported by a platform for selection, wherein the virtual events are generated by a plurality of platform components;

interrupting execution of an instruction at a time a selected virtual event occurs;

storing the interrupted instruction; and analyzing the selected virtual event.

- The method of claim 1 further comprising:
 providing a driver interface to associate with each of the platform
 components, wherein the driver interface supplies a definition of the virtual
 events generated by the associated platform component.
- 3. The method of claim 1 further comprising: allocating a sampling buffer for the platform component generating the selected virtual event to store the interrupted instruction.
- The method of claim 1 further comprising: providing a user interface to receive a user definition of the virtual events.
- 5. The method of claim 1 wherein analyzing the selected virtual event comprises:

calculating a frequency of the selected virtual event occurring at a time an instruction module is executed.

6. The method of claim 1 wherein storing the interrupted instruction further comprises:

time-stamping the interrupted instruction.

- 7. The method of claim 1 further comprising: assigning an interrupt vector to the selected virtual event, wherein
- 8. The method of claim 1 further comprising: reporting an analysis at a time the instruction execution reaches a user-specified time limit.

the interrupt vector is accessed at a time the selected virtual event occurs.

9. The method of claim 1 wherein storing the interrupted instruction further comprises:

storing information of an instruction module containing the interrupted instruction.

- 10. A system of an event analyzer comprising:
- a processor to execute instructions;
- a plurality of platform components sharing a platform with the processor;
- a plurality of virtual event provider drivers, each of the virtual event provider drivers being associated with one of the platform components to provide definitions for virtual events supported by the associated platform component; and
- a virtual event provider manager to query the virtual event provider drivers about the supported virtual events, wherein the virtual event provider manager causes selected virtual events to be analyzed.
 - 11. The system of claim 10 further comprising:
- a plurality of sampling buffers, each of the sampling buffers being assigned to each of the platform components that generate the selected virtual events, the sampling buffers storing the instructions being interrupted at a time the selected virtual events occur.

12. The system of claim 10 the virtual event provider manager and virtual event provider drivers further comprise:

a forwarding mechanism to forward user-specified configuration values to the platform components.

- 13. The system of claim 10 further comprising:
- a report generator to generate a report that allows a user to identify the interrupted instructions.
- 14. The system of claim 10 further comprising:
 an event map table accessible by the virtual event provider manager
 to store a mapping between local indices of the support virtual events and
 platform-wide event identifiers.
- 15. The system of claim 10 wherein the virtual event provider drivers respond to the query by sending an event identifier and an interrupt vector for each of the supported virtual events.
- 16. A machine-readable medium having instructions therein which when executed cause a machine to:

provide a plurality of virtual events supported by a platform for selection, wherein the virtual events are generated by a plurality of platform components;

interrupt execution of an instruction at a time a selected virtual event occurs;

cause the interrupted instruction to be stored; and cause the selected virtual event to be analyzed.

17. The machine-readable medium of claim 16 further comprising instructions operable to:

allocate a sampling buffer for the platform component generating the selected virtual event to store the interrupted instruction.

18. The machine-readable medium of claim 16 wherein interrupting execution of an instruction further comprises instructions operable to:

interrupt the execution at a pre-determined sampling rate.

19. The machine-readable medium of claim 16 wherein causing the selected virtual event to be analyzed further comprises instructions operable to:

calculate a frequency of the selected virtual event occurring at a time an instruction module is executed.

20. The machine-readable medium of claim 16 wherein causing the interrupted instruction to be stored further comprises instructions operable to:

time-stamp the stored interrupted instruction.

21. The machine-readable medium of claim 16 further comprising instructions operable to:


assign an interrupt vector to the selected virtual event, wherein the interrupt vector is accessed at a time the selected virtual event occurs.

22. The machine-readable medium of claim 16 wherein causing the interrupted instruction to be stored further comprises instructions operable to:

store information of an instruction module containing the interrupted instruction.

ABSTRACT

A performance analyzer analyzes occurrences of virtual events generated by platform components. A user may define and select the virtual events to be analyzed. The performance analyzer comprises a virtual event provider manager and a plurality of virtual event provider drivers. Each of the virtual event provider drivers is associated with one of the platform components to provide a definition for the virtual events supported by the associated platform component. During a registration process, the virtual event provider manager queries the virtual event provider drivers about the supported virtual events, and provides the results to the interrupt vector table. Thus, when a selected virtual event occurs, the processor execution may be interrupted and the interrupted instruction may be stored for analysis.






FIG. 2




FIG. 3



